JiscMail Logo
Email discussion lists for the UK Education and Research communities

Help for CPHC-CONF Archives


CPHC-CONF Archives

CPHC-CONF Archives


cphc-conf@JISCMAIL.AC.UK


View:

Message:

[

First

|

Previous

|

Next

|

Last

]

By Topic:

[

First

|

Previous

|

Next

|

Last

]

By Author:

[

First

|

Previous

|

Next

|

Last

]

Font:

Proportional Font

LISTSERV Archives

LISTSERV Archives

CPHC-CONF Home

CPHC-CONF Home

CPHC-CONF  February 2007

CPHC-CONF February 2007

Options

Subscribe or Unsubscribe

Subscribe or Unsubscribe

Log In

Log In

Get Password

Get Password

Subject:

DSD'2007 submission deadline shift

From:

Hana Kubatova <[log in to unmask]>

Reply-To:

Hana Kubatova <[log in to unmask]>

Date:

Tue, 27 Feb 2007 14:53:02 +0100

Content-Type:

text/plain

Parts/Attachments:

Parts/Attachments

text/plain (151 lines)

Dear Colleague,

due to many requests from the prospective authors the Submission Deadline for DSD'2007 has been shifted.
The Important Dates are now as follows:

Submission of papers:        
March 15, 2007

Notification of acceptance: 
May 3, 2007

Camera-ready papers:
June 9, 2007

DSD'2007 Conference:
August 27 - August 31, 2007


Please follow the links to see the DSD'2007 Call for Papers and Call for Papers for each Special Session. A brief info with areas of interest follows.

DSD'2007 conference Call for Papers: http://dsd07.felk.cvut.cz/DSD2007.pdf

SS1: Resource Aware Sensor Network Systems
  http://www-md.e-technik.uni-rostock.de/ma/hm13/dsd07/cfp_SNS_DSD2007.pdf

SS2: Advanced issues of Networks-on-Chip
  http://www-md.e-technik.uni-rostock.de/ma/cc14/dsd07/cfp_NOC_DSD2007.pdf

SS3: Dependability and Testing of Digital Systems
  http://dsd07.felk.cvut.cz/test/cfp.pdf

**************************************************************************
           Call  For  Papers

               DSD 2007
10th EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN
    Architectures, Methods and Tools

August 27 - 31, 2007, Lübeck in Germany


conference web pages:
http://dsd07.felk.cvut.cz
http://www.dsdconf.org/

Important dates:
***************
Submission of papers:                 March 15, 2007
Notification of acceptance:           May 3, 2007
Deadline for final version:             June 9, 2007
Deadline for registration:              June 9, 2007


The main areas of interest are the following:

T1: Systems-on-a-chip/in-a-package:
 - generic system platforms and platform-based design
 - network on chip
 - multi-processors
 - system on re-configurable chip
 - system FPGAs and structured ASICs
 - rapid prototyping
 - asynchronous systems
 - power, energy, timing, predictability and other quality issues
 - intellectual property, virtual components and design reuse

T2: Programmable/re-configurable architectures:
 - re-configurable system architectures, processor, communication, memory and software architectures with focus on application specific and/or embedded computing, co-processors
 - processing arrays
 - programmable fabrics
 - embedded software
 - arithmetic, logic and special-operator units

T3: System, hardware and embedded software specification, modeling and validation:
 - design languages
 - functional, structural and parametric specification and modeling
 - simulation, emulation, prototyping, and testing at the system, register-transfer, logic and physical levels
 - co-simulation and co-verification.

T4: System, hardware and embedded software synthesis:
 - system, hardware/software and embedded software synthesis
 - behavioral, register-transfer, logic and physical circuit synthesis
 - multi-objective optimization observing power, performance, communication, interconnections, layout, technology, reliability, robustness, security, testability and other issues
 - (dynamic) management of computational resources, power, energy etc.
 - design environments for embedded systems.

T5: Emerging technologies, system paradigms and design methodologies:
 - optical, bio, nano and quantum technologies and computing
 - self-organizing and self-adapting (wireless) systems
 - wireless sensor networks
 - ambient intelligence and augmented reality
 - ubiquitous, wearable and implanted systems
 - deep sub-micron design issues.

T6: Applications of (embedded) digital systems with emphasis on demanding and new applications in fields such as
 - (wireless) communication and networking
 - measurement and instrumentation
 - health-care and medicine
 - military, space, avionic and automotive systems
 - security
 - multi-media, instrumentation and ambient intelligence.


The areas of interrest of special section is following:

SS1: Resource Aware Sensor Network Systems
The special session on "Resource-Aware Sensor Network Systems" addresses concepts, implementations and applications of sensor network systems, as well as, new architectural models and hardware solutions in the sensor network domain. Papers on any of the following and related topics will be considered for the special session:
 - Sensor node architectures
 - Sensing, processing, and communicating on a chip
 - Communication-computation trade-offs
 - Resource-aware software/hardware co-design
 - Low-power strategies in hardware design
 - Energy harvesting strategies
 - Position determination and synchronization in sensor networks
 - In-Network processing and aggregation
 - Fault-tolerant and reliable hardware
 - Prototypes and applications

SS2: Advanced issues of Networks-on-Chip
This special session addresses all aspects related to concepts, implementations and applications of networks-on-chip as well as related EDA tools. Nonetheless, its focus is on advanced issues and interdisciplinary topics like system control, design flow, application studies and the outlook on future developments in NOC design. Papers on any of the following and related topics will be considered for the special session:
 - Future concepts and architectures: Links, Routers, Topology
 - Reconfiguration and Hardwired NOCs on FPGAs
 - Programming models, Application mapping, Benchmarking
 - Operating systems and System control
 - Reliability, Fault-tolerance, Robustness
 - Verification and Testability
 - Design flow and Design space exploration
 - Prototypes and Application studies.

SS3: Dependability and Testing of Digital Systems
The special session on "Dependability and Testing of Digital Systems" addresses emerging issues, hot problems, new solution methods and their hardware and software implementations in all fields of digital and mixed-signal system dependability and testing. Its special focus is on the dependability and testing related to the SoC technology and modern embedded applications:
 - Built-in Self-Test - off-line BIST and on-line BIST
 - SoC and NoC Dependability and Testing
 - Robust Circuit and System Design
 - On-line testing; IDDQ and Current Testing
 - Defect/Fault Tolerance
 - Dependability and Reliability - Modeling and Computations
 - Synthesis for Testability
 - Diagnosis Embedded Test
 - Analog, Mixed-Signal and RF Test
 - Memory and Processor Test.



Sincerely,


Hana Kubatova
DSD'2007 Program Chairman
[log in to unmask]

Top of Message | Previous Page | Permalink

JiscMail Tools


RSS Feeds and Sharing


Advanced Options


Archives

December 2019
November 2019
October 2019
September 2019
August 2019
July 2019
June 2019
May 2019
April 2019
March 2019
February 2019
January 2019
December 2018
November 2018
October 2018
September 2018
August 2018
July 2018
June 2018
May 2018
April 2018
March 2018
February 2018
January 2018
December 2017
November 2017
October 2017
September 2017
August 2017
July 2017
June 2017
May 2017
April 2017
March 2017
February 2017
January 2017
December 2016
November 2016
October 2016
September 2016
August 2016
July 2016
June 2016
May 2016
April 2016
March 2016
February 2016
January 2016
December 2015
November 2015
October 2015
September 2015
August 2015
July 2015
June 2015
May 2015
April 2015
March 2015
February 2015
January 2015
December 2014
November 2014
October 2014
September 2014
August 2014
July 2014
June 2014
May 2014
April 2014
March 2014
February 2014
January 2014
December 2013
November 2013
October 2013
September 2013
August 2013
July 2013
June 2013
May 2013
April 2013
March 2013
February 2013
January 2013
December 2012
November 2012
October 2012
September 2012
August 2012
July 2012
June 2012
May 2012
April 2012
March 2012
February 2012
January 2012
December 2011
November 2011
October 2011
September 2011
August 2011
July 2011
June 2011
May 2011
April 2011
March 2011
February 2011
January 2011
December 2010
November 2010
October 2010
September 2010
August 2010
July 2010
June 2010
May 2010
April 2010
March 2010
February 2010
January 2010
December 2009
November 2009
October 2009
September 2009
August 2009
July 2009
June 2009
May 2009
April 2009
March 2009
February 2009
January 2009
December 2008
November 2008
October 2008
September 2008
August 2008
July 2008
June 2008
May 2008
April 2008
March 2008
February 2008
January 2008
December 2007
November 2007
October 2007
September 2007
August 2007
July 2007
June 2007
May 2007
April 2007
March 2007
February 2007
January 2007
2006
2005
2004
2003
2002
2001
2000
1999
1998


JiscMail is a Jisc service.

View our service policies at https://www.jiscmail.ac.uk/policyandsecurity/ and Jisc's privacy policy at https://www.jisc.ac.uk/website/privacy-notice

Secured by F-Secure Anti-Virus CataList Email List Search Powered by the LISTSERV Email List Manager